

# Design and analysis of modified recycling folded cascode amplifier with improved transconductance and slew rate

Sudheer Raja Venishetty<sup>1, 2)</sup> and Kumaravel Sundaram\*<sup>1)</sup>

<sup>1)</sup>Department of Micro and Nano Electronics, School of Electronics Engineering, Vellore Institute of Technology, Vellore, India

<sup>2)</sup>Department of Electronics and Communication Engineering, Vaagdevi College of Engineering, Warangal, India

Received 27 March 2020 Revised 21 May 2020 Accepted 22 May 2020

#### Abstract

To improve the transconductance of operational transconductance amplifier (OTA), various architectures namely recycling folded cascode (RFC), Improved recycling folded cascode (IRFC), modified recycling folded cascode (MRFC) and high recycling folded cascode (HRFC) are existing in the literature. In this paper, further improvement in the transconductance of MRFC OTA can be achieved by shorting two nodes of its current mirror and is proposed as high modified recycling folded cascode (HMRFC) amplifier. The performance of the proposed HMRFC OTA is compared with the existing state of art OTAs. To validate the progressions in the specified parameters, recycling folded cascode (RFC), modified recycling folded cascode (MRFC) and high modified recycling folded cascode (HMRFC) OTAs are realized and implemented in UMC 180 nm process technology using Cadence Spectre for a bias current of 1.2 mA. Simulation results indicate that the proposed amplifier exhibits a DC gain of 79.47 dB, the slew rate of 194.2 V/ $\mu$ Sec, UGB of 285.85 MHz and phase-margin of 77.12° for a load capacitance of 5 pF and also observed that the CMRR and FoMs of the proposed amplifier are better by a factor of 1.3 and 1.5 in comparison to RFC, and by a factor of 1.27 and 1.41 in comparison to MRFC OTAs respectively.

Keywords: Transconductance, Modified recycling folded cascode, CMOS amplifiers, Unity gain bandwidth, Slew rate, Offset

#### 1. Introduction

Most of the high-performance applications like analog to digital converters switched capacitive filters, wireless and mobile communications, bio-medical signal processors requires a high speed, low power and wide bandwidth portable electronic devices. This requirement made the researchers design such components with versatile performance metrics using existing CMOS technologies. Operational transconductance amplifier (OTA) is one such major block that plays a vital role in designing such systems.

Several OTA designs with various architectures are discussed in the state of art literature and have been selected based on the type of application. Folded cascode (FC) amplifier discussed in [1] is the most preferred architecture because of its high gain; high speed and larger output swing both for single and multistage amplifier design. Biasing NMOS transistors of conventional FC architecture is replaced by current mirrors in [2] to increase transconductance which improves the DC gain and slew rate. [3] Proposes a recycling OTA by introducing cross-coupled format in the differential pair output of conventional FC resulting in enhanced bandwidth, transconductance, and DC gain, but suffered from decay in phase margin. The problem [4] by including a phase margin network in the architecture. In [5] the performance of the RFC architecture has further increased by improving the transconductance by employing positive feedback. The improved recycling architecture of the folded cascode amplifier based on the separation of AC and DC currents paths for the enhancement of OTA parameters such as transconductance and unity-gain bandwidth is discussed in [6-7]. In [8], multipath recycling methods are used for enhancing the transconductance of a conventional FC amplifier. Current steering positive feedback based architecture for the performance improvement of RFC OTA in terms of DC gain is discussed in [9]. The DC gain and the transconductance of RFC is further improved by incorporating an extra current source in the architecture and termed as double recycling folded cascode amplifier is addressed in [10]. A novel technique of increasing output impedance for enhancing DC gain has been discussed in [11] and the architecture is termed as a modified recycling folded cascode amplifier (MRFC). [12], presented an FC OTA with improved DC gain, unity-gain bandwidth, and reduced power consumption by driving all the transistors in the sub-threshold region of operation. In [13], high recycling folded cascode (HRFC) architecture developed by

of the decaying phase margin of RFC OTA is addressed in

<sup>\*</sup>Corresponding author. Tel.: +919600656950 Email address: kumaravel.s@vit.ac.in doi: 10.14456/easr.2020.46



Figure 1 Recycling Folded Cascode (RFC) Amplifier [2].

shorting two nodes in the conventional RFC circuit for enhancing DC gain and UGB is discussed. A two-stage operational amplifier with enhanced DC gains by using positive feedback and split length transistor techniques are discussed in [14].

The conventional RFC, MRFC OTAs are conferred in section 2. Section 3 describes the topology and analysis of the proposed HMRFC OTA. Simulation results and conclusions are discussed in sections 4 and 5 respectively.

# 2. Conventional RFC and MRFC OTAs

For the sake of clarity, the working principle of RFC and MRFC OTA from the state of art literature are reproduced here. Figure 1 shows the architecture of conventional RFC OTA. The performance metrics such as DC gain, transconductance, unity-gain bandwidth and slew rate of conventional FC has been vitally improved through a recycling architecture by introducing cross-coupled format in the differential pair output resulting in the contribution of cascode transistors in the form of current mirrors to the overall amplifier transconductance and hence DC gain, slew rate, and the architecture is termed as recycling folded cascode (RFC) amplifier [2]. In RFC OTA, the input transistors of conventional FC have been split into four equal current carrying transistors M1a, M1b, M2a and M2b. Further performance improvement has been achieved by replacing cascode transistors of FC by current mirrors M<sub>3a</sub>, M<sub>3b</sub>, and  $M_{4a}$ ,  $M_{4b}$  with k:1 current carrying ratios. As presented in Figure 1, the cross-coupling assure the appropriate addition of small-signal currents at the sources of cascode transistors M<sub>5</sub> and M<sub>6</sub> respectively.

Further to enhance DC gain by improving the transconductance and output impedance, RFC architecture has been modified into MRFC in [11] by adding separate AC and DC paths in the architecture and also including the concept of positive feedback by driving the high current carrying transistors M<sub>9</sub> and M<sub>10</sub> of conventional RFC with an incremental small signal from the drains of input transistors  $M_{2b}$  and  $M_{1a}$  respectively. Figure 2 shows the architecture of MRFC OTA reproduced from [11]. The tail current 2I<sub>B</sub> from

 $M_{0}$  is distributed in the amplifier as per the ratios shown in Figure 2.

From [2] and [11], it is observed that the small-signal transconductance of RFC and MRFC is given by,

$$G_{mRFC} = g_{m1a}(1+k) \tag{1}$$

$$G_{mMRFC} = g_{m1a} \left[ 1 + \frac{1 - x^2}{xy} + \frac{u(1 - x)}{xy} \right]$$
(2)

For achieving stability conditions, the values of k, x, y, z, and u for RFC and MRFC amplifiers are considered to be 3, 0.5, 0.25, 0.25 and 2 respectively. Eq. (2) suggests the increase in the gain-bandwidth product because of the increase in overall transconductance. However, the phase-margin is deteriorated by the large value of k in RFC [2]. Considering the above current ratios, it can be observed that, the transconductance of MRFC is increased by about 4 times compared to RFC.

#### 3. Proposed HMRFC OTA

In [11], MRFC is designed and implemented to enhance the transconductance and thus DC gain of RFC by providing the separate paths for AC and DC currents and also implementing the positive feedback in the load side by driving the load transistors M9 and M10 using the incremental small signal. However, it can be observed from the MRFC architecture that the gain of the differential input pair M<sub>1b</sub> and M<sub>2b</sub> is 1 because of diode-connected transistors of current mirrors M<sub>3b</sub>-M<sub>11a</sub> and M<sub>4b</sub>-M<sub>12a</sub>. Since the transistors, M<sub>11a</sub> and M<sub>12a</sub> are incorporated to improve the matching of current mirrors. Enhancement in transconductance of MRFC can be achieved by making these transistors to contribute to the gain offered by differential input pair M<sub>1b</sub> and M<sub>2b</sub>. This can be achieved by shorting two drain nodes of current mirror transistors M<sub>3b</sub> and M<sub>4b</sub> to create a new node say N. The new MRFC architecture with proposed modification is shown in Figure 3 and termed as HMRFC. The tail current 2IB from M<sub>0</sub> is equally distributed among the input



Figure 2 Modified Recycling Folded Cascode (RFC) Amplifier [11].



Figure 3 Proposed High Modified Recycling Folded Cascode (HMRFC) OTA.

differential transistors  $M_{1a}$ ,  $M_{1b}$ ,  $M_{2a}$ , and  $M_{2b}$ , whereas the currents in the current mirror transistors are chosen in the ratios as,  $M_{3a} : M_{3b}$ :  $M_{3c} = M_{4a} : M_{4b} : M_{4c} = (1 + p) : q : r$ , where q + r = I.

# 3.1 Expression for DC Gain

The low-frequency gain of the proposed amplifier can be obtained by considering the effects of node N in the circuit. The introduction of node N by shorting the drains of current mirror pair  $M_{3b}$  and  $M_{4b}$  has been converted these transistors into current sources that sink the DC current of  $I_B/2$  as shown in Figure 4. Also the transistors  $M_{11a}$  and  $M_{12a}$  act as differential pairs with respect to nodes at the gates of  $M_{3a}$  and  $M_{4a}$  resulting in the output resistances of  $M_{1b}$  and  $M_{2b}$  to be rolb|| rol2a and ro2b|| rol1a respectively compared to rolb||  $1/g_{m4b}$  and ro2b||  $1/g_{m4a}$  of MRFC. This change in output transistors of  $M_{1b}$  and  $M_{2b}$  increases the gain of these input transistors



Figure 4 Illustrating the effect of Node N in HMRFC OTA.



# Figure 5 Half Circuit Transistor Model of Proposed HMRFC OTA.

to gm1b. (ro1b|| ro12a) and gm2b. (ro2b|| ro11a) when compared to 1 of MRFC [11].

The DC gain of the proposed OTA can be found by analyzing the circuit shown in Figure 4 for its effective small signal transconductance and output impedance.

# 3.1.1 Effective transconductance (G<sub>M,HMRFC</sub>)

The effective small signal transconductance of the proposed HMRFC OTA can be obtained from the half circuit transistor model illustrated in Figure 5. The small-signal analysis can be done by considering the node voltages as shown in Figure 5 and shorting Vout to the ground and assuming is current flowing through the output node.

From Figure 5, it can be observed that the voltage at the drain of  $M_{2b}$  is expressed as,

$$V_{gs3a} = g_{m2b}. Vin-. (r_{02b} \parallel r_{011a})$$
(3)

The short circuit current after grounding the output Voutis expressed as,

$$I_{s} \cong Vin + g_{m1a} \cdot \left[ 1 + \frac{g_{m3a} \cdot g_{m2b}}{g_{m1a}} \cdot (r_{02b} \parallel r_{011a}) + \frac{g_{m9} \cdot g_{m2b}}{g_{m1a}} \cdot (r_{02b} \parallel r_{011a}) \right]$$
(4)

Since the current flowing through  $M_{1a}$  and  $M_{2b}$  is the same, their transconductance remains to be the same i.e.,  $g_{m1a} = g_{m2b}$ . The current flowing through the transistors  $M_{3a}$  and  $M_{1a}$  are in the ratio (1+p):1, hence their transconductance is also in the same ratio. Similarly, the transconductance ratio of the transistors  $M_9$  and  $M_{1a}$  is *p*:1.



Figure 6 Half Circuit AC Equivalent Model of Proposed HMRFC OTA.

Substituting all the current and transconductance ratios in Eq. (4), the effective transconductance of the proposed HMRFC OTA is expressed as,

$$G_{m,HMRFC} = g_{m1a} \cdot [(1+2p) \cdot g_{m1a} \cdot (r_{02b} \parallel r_{011a}) + 1]$$
  

$$\cong g_{m1a}^2 \cdot (1+2p) \cdot (r_{02b} \parallel r_{011a})$$
(5)

Where,  $g_{mla}$  is the small signal transconductance of input transistor  $M_{1a}$ . Eq. (5) depicts the enhancement in the small signal transconductance of proposed amplifier, in comparison to RFC and MRFC amplifiers.

#### 3.1.2 Output impedance

The output impedance of the proposed amplifier is same as that of MRFC OTA and is expressed as,

$$R_{out,HMRFC} \cong r_{o7}. (g_{m7} + g_{mb7}). [r_{o3a} \parallel (r_{o3a} + r_{o9})]$$
(6)

Where  $r_{oi}$  and  $g_{mi}$  is the output resistance and small signal transconductance of corresponding transistor *i*. Hence from Eq. (5) and Eq. (6), the DC-gain of the proposed OTA is expressed as,

$$\begin{aligned} A_V &= G_{m,HMRFC}. R_{out,HMRFC} \\ &= g_{m1a}^2. \left( 1 + 2p \right). \left( r_{02b} \parallel r_{011a} \right). r_{o7}. \left( g_{m7} + g_{mb7} \right). \\ & \left[ r_{o3a} \parallel \left( r_{o3a} + r_{o9} \right) \right] \end{aligned} \tag{7}$$

Eq. (7) suggest that, in comparison to RFC and MRFC OTAs, the DC gain of the proposed amplifier is increased nearly by a factor of  $g_{m1a}$ . ( $r_{02b}||r_{011a}$ ).

#### 3.2 Frequency response

The frequency response of the proposed amplifier can be obtained from the high-frequency equivalent model derived from Figure 5 and shown in Figure 6. It can be observed from the equivalent model that the OTA exhibits 3 zeros and 4 poles the same as MRFC. Compared to MRFC, the dominant pole remains to be the same at the output, whereas non-dominant poles shifts to a node located at the gate terminal of  $M_{3b}$  or  $M_{4b}$  compared to node A of  $M_{3a}$  or  $M_{4a}$ . This shift in the non-dominant pole has resulted because of node N, which increases the resistance and capacitance at the gate terminal of  $M_{3b}$  or  $M_{4b}$ .

From Figure 6, the dominant pole frequency is expressed as,

$$\omega_{p1} \cong \frac{1}{R_{out,HMRFC}. C_1} \tag{8}$$

Where  $C_1 = C_L + C_{db5} + C_{gd5} + C_{db7}$  and  $R_{out,HMRFC} \cong r_{o7} \cdot (g_{m7} + g_{mb7}) \cdot [r_{o3a} \parallel (r_{o3a} + r_{o9})].$ 

The non-dominant pole frequency existing at the gate terminal of  $M_{3b}$  or  $M_{4b}$  can be expressed as,

$$\omega_{p2} \simeq \frac{1}{R_{g,M3b} \cdot C_{g,M3b}} \tag{9}$$

Where  $R_{g,M3b} = r_{011a} \parallel r_{02b}$  and  $C_{g,M3b} = C_{db11a} + C_{ds2b} + C_{gb8} + C_{gs3b} + C_{gs3a}$ 

From Figure 6, it can be observed that the capacitor  $C_{gd3a}$  provides a feed forward path which results in a zero, whose frequency can be expressed as,

$$\omega_{z1} \cong \frac{g_{m3a}}{C_{gd3a}} \tag{10}$$

The unity gain bandwidth of the HMRFC OTA can be expressed as,

$$UGB_{HMRFC} = \frac{G_{m,HMRFC}}{C_1} \cong \frac{g_{m1a}^2 \cdot (1+2p) \cdot (r_{02b} \parallel r_{011a})}{C_1}$$
(11)

From Eq. (11), it can be observed that, the proper selection of p will results in increased UGB compared to RFC and MRFC amplifiers.

# 3.3 Slew rate

Slew rate at a node in the circuit is characterize as, the maximum rate of change of voltage for a change in unit time. Since the slew rate is directly related to the settling time of the circuit, it plays a vital role in the design of any amplifier circuit. The slew rate can be obtained by including a load capacitance (C<sub>L</sub>) at the output and applying a large step signal at the inputs of the OTA. When the input Vin+ in Figure 3 goes high, the transistors  $M_{1a}$  and  $M_{1b}$  are turned off that in turn shutoff the transistors  $M_{4a}$ ,  $M_{4b}$  and  $M_6$  which drives the transistor  $M_{2a}$  to cutoff and hence all the current 2I<sub>B</sub> from tail source  $M_0$  is insisted to flow through the transistor  $M_{2b}$ . This current is properly distributed as per the ratios among the paths of transistors  $M_{11a}$ -M<sub>3b</sub> and  $M_{11b}$ -M<sub>3c</sub>.

**Table 1** Obtained transistor width ( $\mu$ m) for L =200 nm

DEVICE	RFC	MRFC	HMRFC
M0	110.4	110.4	110.4
M1a / M1b / M2a / M2b	22.4	22.4	22.4
M3a / M4a	19.28	19.28	19.28
M3b / M4b	7	3.5	3.5
M3c / M4c	-	11.33	11.33
M5 / M6	9.14	49	49
M7 / M8	108.5	108.5	108.5
M9 / M10	75	4.41	4.41
M11 / M12	7	-	-
M11a / M12a	-	3.5	3.5
M11b / M12b	-	15.93	15.93



(a) Magnitude Response

(b) Phase Response



The current through the transistor  $M_{3b}$  is mirrored by (1+p): *y* and *p* : *y* times into transistors  $M_{3a}$  and  $M_9$  respectively. Hence  $M_9$  source and  $M_{3a}$  sink current flows through the load capacitance  $C_L$  results in the slew rate. The slew rate of RFC, MRFC, and proposed HMRFC amplifier can be framed as,

$$SR_{RFC} = \frac{2kI_B}{C_L} \tag{12}$$

$$SR_{MRFC} = \frac{I_B(2-z)(1+x+u)}{y.C_L}$$
(13)

$$SR_{HMRFC} = \frac{I_B(2-r)(1+2p)}{q.C_L}$$
(14)

Eq. (14) guarantees that the proper selection of p, q and r leads to the improved slew rate of proposed OTA compared to RFC and MRFC amplifier configurations.

#### 4. Simulation results

HMRFC with its counterparts RFC and MRFC are implemented in UMC 180 nm process technology with a bias current of 1200  $\mu$ A at a supply-voltage of 1.8 V for a load capacitance of 5 pF. As shown in Figure 1, Figure 2 and Figure 3, the bias currents of all the three OTAs RFC, MRFC and HMRFC are considered in the ratios as, k : 1, (1+x) : y : z and (1+p) : q : r respectively. The transistors are simulated using the device sizes specified in Table 1. The

device sizes are selected based on the values of k, x, y, z, p, q, and r. For achieving better stability, the values of k, x, y, z, p, q, and r are selected as 3, 0.5, 0.25, 0.25, 2, 0.5 and 0.5 respectively. The simulation results of all three amplifiers are depicted in Figures 7 to 9. From the frequency response shown in Figure 7 of RFC, MRFC, and HMRFC OTAs, it is evident that the DC gain and unity-gain bandwidth of the proposed OTAs is found to be 79.47 dB and 285.85 MHz. The obtained DC gain is 27.47 dB and 16.4 dB more, while the UGB is 96 MHz and 83 MHz more than RFC and MRFC OTAs. The phase margin of RFC, MRFC and HMRFC OTAs are found to be 85.3°, 77.12° and 77.12° respectively. As shown in Figure 8, a large step voltage of 1.8 V<sub>PP</sub> at 1 MHz is applied to study the slew rate performance of all the three OTAs. For the RFC, MRFC, and HMRFC, the average slew rates are obtained about 136.4 V/µsec, 171.3 V/µsec and 194.2 V/ $\mu$ sec respectively. The slew rate of the proposed amplifier is found to 1.4 and 1.1 times greater than its counterparts RFC and MRFC respectively. The CMRR of all the three configurations are 54.08 dB, 55.49 dB, and 70.76 dB respectively.

To study the performance metrics under power supply variations, the PSRR of all the three OTAs is obtained. The PSRR of RFC, MRFC, and HMRFC found to be 37.8 dB, 28.1 dB, and 41.6 dB respectively. To study the performance of proposed OTA under mismatch and process variations [15-17], the open-loop frequency response of the proposed amplifier is simulated using three process corners (TT, SS, and FF) and is depicted in Figure 9. The



Figure 8 Step Responses of RFC, MRFC and HMRFC OTAs



Figure 9 Frequency Response of Proposed OTA at different Process Corners

Table 2 Performance summary of RFC, MRFC and HMRFC OTAs

Parameter	RFC	MRFC	HMRFC
Supply Voltage (V)	1.8	1.8	1.8
Technology (nm)	180	180	180
Current (µA)	1200	1200	1200
Capacitive Load (pF)	5	5	5
DC Gain(dB)	52	63.1	79.47
Phase Margin (°)	85.31	77.77	77.12
Unity Gain Bandwidth (MHz)	189.25	202.43	285.85
Input Referred Noise @(1Hz-100MHz)(µVrms)	257.4	204.9	185.4
Slew rate(V/µsec)	136.4	171.3	194.2
Input offset voltage( $3\sigma$ ) ( $\mu$ V)	22	4	7
CMRR (dB)	54.1	55.5	70.8
PSRR (dB)	37.8	28.1	41.6
FoM <sub>1</sub> (MHz pF / mA)	788.5	843.4	1191
FoM <sub>2</sub> ((V/µsec).pF/mA)	568.3	713.7	809.1
FoM <sub>3</sub> (dB.MHz.(V/μsec).pF/V. (μV/√Hz))	14.5k	29.7k	66.1k

performance summary of RFC, MRFC, and HMRFC amplifiers are tabulated in Table 2.

Table 3 shows the performance comparison of proposed OTA with some state of art literature with commonly measured Figure of Merits (FoMs) based on UGB slew rate,

noise and supply voltage. The expressions for 
$$FoM_1$$
,  $FoM_2$  and  $FoM3are$ ,

$$FoM_1 = \frac{GBW.C_L}{I_D} \tag{15}$$

Table 3 Performance Comparison of Proposed HMRFC OTA with RFC and MRFC OTAs

Parameter	[3] 2009	[6] 2012	[8] 2017	[9] 2014	[11] 2019	[13] 2018	[14] 2018	[18] 2015	[19] 2019	This Work
Supply Voltage (V)	1.8	1.2	1	1.2	1.8	0.6	1.5	1.8	1.8	1.8
Technology (nm)	180	130	180	90	180	180	180	180	180	180
Current (µA)	800	300	50	560	300	1.25	37.5	400	1200	1200
Capacitive Load (pF)	5.6	5.5	15	5.6	5	20	1	4	5	5
DC Gain(dB)	60.9	64.9	66.9	62	76.24	58.9	53.4	63.4	73	79.47
Phase Margin (°)	79.8	72.7	76.2	50	74.40	84.1	80.3	68.6	71	77.12
UGB (MHz)	134.2	67	6.4	164	74.7	0.066	20	89.0	247	285.85
Input Referred Noise @(1Hz-100MHz)(µVrms)	48.5	98.5	32.2	-	139.2	1.96 μ @ 1Hz	53.1	39.5	137	185.4
Slew rate(V/µsec)	94.1	20.7	1.86	39.3	64.05	0.0632	75	90.3	130	194.2
CMRR (dB)	-	-	-	-	-	-	86.8	-	84	70.8
PSRR (dB)	-	-	-	-	-	-	-	-	74	41.6
FoM <sub>1</sub> (MHz pF / mA)	939.4	1229	1920	-	1245	1.1k	-	890	1029	1191
$FoM_2((V/\mu sec).pF/mA)$	658.7	379.5	558	393	1067	1.1k	-	903	541	809.1
FoM <sub>3</sub>										
(dB.MHz.(V/ $\mu$ sec).pF/V. ( $\mu$ V/ $\sqrt{Hz}$ ))	49.3k	4.18k	0.3k	-	7.28k	4.2	1k	29k	47k	66k

$$FoM_2 = \frac{SR.\,C_L}{I_D} \tag{16}$$

$$FoM_{3} = \frac{(DCgain).(UGB).(SR).C_{L}}{(SupplyVoltage).(Noise@(1Hz - 100MHz))}$$

(17)

From Eq. (15) and (16), the figure of merit  $FoM_1$  of proposed OTA is almost 1.5 times greater than RFC and 1.4 times greater than MRFC. Similarly, the calculations of  $FoM_2$  in the proposed amplifier clarifies the enhancement in slew rate is around 1.43 times greater compared to RFC and 1.5 times greater compared to RFC. Whereas  $FoM_3$ illustrates the performance characteristics of proposed OTA is better compared to state of art literatures reported in Table 3.

# 5. Conclusion

In this paper, an improved version of the modified recycling folded cascode amplifier is discussed. Proposed OTA and existing OTAs are realized with the same power consumption and are compared. The proposed HMRFC amplifier illustrates better characteristics in terms of DC gain, transconductance, unity-gain bandwidth, slew rate, and noise in comparison to its counterparts RFC and MRFC OTAs. The enhancement in performance metrics is achieved because of the hybrid node created by the shorting of two nodes of MRFC. The proposed OTA has got higher FOM and is better suited for designing high speed analog to digital converters.

# 6. References

- [1] Razavi, B. Design of analog CMOS integrated circuits. India: Tata McGraw Hill; 2005.
- [2] Kashtiban M, Hadidi K, Khoei A. Modified CMOS opamp with improved gain and bandwidth. IEICE Trans Electron. 2006;E89-C:775-80.
- [3] Assaad RS, Silva-Martinez J. The recycling folded cascode: a general enhancement of the folded cascode amplifier. IEEE J Solid State Circ. 2009;44:2535-42.

- [4] Xiao Z, Huajun F, Jun X. Phase-margin enhancement technique for recycling folded cascode amplifier. Analog Integr Circuits Signal Process. 2013;74:479-83.
- [5] Akbari M, Biabanifard S, Asadi S, Yagoub MCE. Design and analysis of DC gain and transconductance boosted recycling folded cascode OTA. Int J Electron Commun. 2014;68:1047-52.
- [6] Yilie L, Kefeng H, Na Y, Xi T, Hao M. Analysis and implementation of an improved recycling folded cascode amplifier. J Semiconduct. 2012;33(2): 025001.
- [7] Li YL, Han KF, Tan X, Yan N, Min H. Transconductance enhancement method for operational transconductance amplifiers. Electron Lett. 2010;46(19):1321-3.
- [8] Zhang Q, ZhaoX, Zhang X, Zhang Q. Multipath recycling method for transconductance enhancement of folded cascade amplifier. AEU - Int J ElectronCommun. 2017;72:1-7.
- [9] Kumaravel S, Venkataramani B. A current steering positive feedback improved recycling folded cascode OTA. Int J Electron Comm Eng. 2014;8(3):558-66.
- [10] Yan Z, Mak PI, MartinsRP. Double recycling technique for folded-cascodeOTA. Analog Integr Circuits Signal Process.2012;71(1):137-41.
- [11] Venishetty S, Sundaram K. Modified recycling folded cascode OTA with enhancement in transconductance and output impedance. Turk J Elec Eng Comp Sci. 2019;27:4472-85.
- [12] Ragheb AN, Kim HW. Ultra low power OTA based on bias recycling and sub threshold operation with phase margin enhancement. Microelectron J. 2017;60:94-101.
- [13] Monfaredi K,Belgheisazar Y. Improved low voltage low power recycling folded fully differential cascode amplifier. Tabriz JElectr Eng.2018;48:327-34.
- [14] Mohammadreza F,MonfarediK. A low voltage recycling folded Cascode OTA based on novel CMRR magnifier. J Telecommun Electron Comput Eng. 2018;10(4):37-42.
- [15] Bastos J, Steyaert M, Roovers M, Kinget APG, Sansen W,Graindourze B, et al. Mismatch characterization of small size MOS transistor. IEEE Conference on

Microelectronic Test Structures; 1995 Mar 22-25; Nara, Japan. USA: IEEE; 1995. p. 271-6.

- [16] Mal AK, Todani R. Design of tunable folded cascode differential amplifier using PDM. IEEE Symposium on Computers and Informatics; 2011 Mar 20-23; Kuala Lumpur, Malaysia. USA: IEEE; 2011. p. 296-301.
- [17] Raja VS, Kumaravel S. Design of recycling folded cascode amplifier using potential distribution method. IEEE International Conference on Microelectronic

Devices, Circuits and Systems; 2017 Aug 10-12; Vellore, India. USA: IEEE; 2017. p. 1-5.

- [18] Akbari M, Biabanifard S,AsadiSh.Input referred noise reduction technique for trans-conductance amplifiers.ElectrComputEngInt J.2015;4(4):11-22.
- [19] Yosefi, Ghader. (2019). The high recycling folded cascode (HRFC): a general enhancement of the recycling folded cascode operational amplifier. Microelectron J. 2019;89:70-90.